CPU | CPU socket | Cache Creek, British Columbia | Cache Creek | Cache County, Utah | Cache | Cache Valley | cache | Cache County | Wasatch-Cache National Forest | Tête Jaune Cache | Page cache | CPU-Z | CPU's | CPU core voltage | CPU card | Cache, Oklahoma | Cache Creek (Sacramento River) | Cache Creek Casino Resort | cache (computing) |
In personal computer microprocessor architecture, a back-side bus (BSB), or backside bus, is a computer bus used to connect the CPU to CPU cache memory, usually L2.
Dubbed "Wicked Fast" by the Product Manager, Frank Casanova - who came to Apple from Apollo Computer in Boston, Massachusetts where the Boston term "wicked" was commonly used to define anything extreme - the system ran at a clock rate of a then-impressive 40 megahertz, had 32 KB of Level 2 cache, six NuBus slots and included a number of proprietary ASICs and coprocessors designed to speed up the machine further.